HOME :: JOB LISTINGS :: ARCHIVES :: MEDIA KIT :: SUBSCRIBE

BusinessWire
February 18, 2008 03:21 AM Pacific Time

This Clear and Logical Book Presents a Range of Novel Techniques for the Rapid and Reliable Design of Digital Systems

DUBLIN, Ireland--(BUSINESS WIRE)--Research and Markets (http://www.researchandmarkets.com/reports/c83105) has announced the addition of “FSM-based Digital Design using Verilog HDL” to their offering.

As digital circuit elements decrease in physical size, resulting in increasingly complex systems, a basic logic model that can be used in the control and design of a range of semiconductor devices is vital. Finite State Machines (FSM) have numerous advantages; they can be applied to many areas (including motor control, and signal and serial data identification to name a few) and they use less logic than their alternatives, leading to the development of faster digital hardware systems.

This clear and logical book presents a range of novel techniques for the rapid and reliable design of digital systems using FSMs, detailing exactly how and where they can be implemented. With a practical approach, it covers synchronous and asynchronous FSMs in the design of both simple and complex systems, and Petri-Net design techniques for sequential/parallel control systems. Chapters on Hardware Description Language cover the widely-used and powerful Verilog HDL in sufficient detail to facilitate the description and verification of FSMs, and FSM based systems, at both the gate and behavioural levels.

Throughout, the text incorporates many real-world examples that demonstrate designs such as data acquisition, a memory tester, and passive serial data monitoring and detection, among others. A useful accompanying CD offers working Verilog software tools for the capture and simulation of design solutions.

With a linear programmed learning format, this book works as a concise guide for the practising digital designer. This book will also be of importance to senior students and postgraduates of electronic engineering, who require design skills for the embedded systems market.

About the Authors

Peter D. Minns, Northumbria University, School of Computing, Engineering, and Information Sciences, Ellison Building, Ellison Place, Newcastle Upon Tyne, NE1 8ST Dr Peter Minns has been at Northumbria University since 1984, now holding the position of Senior Lecturer in the School of Computing, Engineering and Information Sciences. He teaches courses on electrical circuit theory, electronics, programming and embedded system design to both undergraduates and post graduates, and is also involved in teaching company schemes in industry. Previous to this, he has worked for many years as a practising engineer specializing in both the telecommunications and embedded microprocessor fields. His current research interest is in the development of finite state machines (FSMs).

Ian David Elliott, Northumbria University, School of Computing, Engineering, and Information Sciences, Ellison Building, Ellison Place, Newcastle Upon Tyne, NE1 8ST Ian Elliott has been a lecturer in further and higher education for over 20 years, currently holding the position of Senior Lecturer in the School of Computing, Engineering and Information Sciences, at Northumbria University. He has taught a wide range of subjects in the field of electronics, as well as working as a consultant in industry, carrying out research into integrated circuit testing. He now specializes in hardware description languages, specifically Verilog-HDL and Very High Speed Integrated Circuit (VHSIC) Hardware Description Language (VHDL). He was one of the first academics to introduce the topic of hardware description languages into the curriculum.

Contents:

Chapter 1 - The Basics

Chapter 2 - Controlling Outside World Devices

Chapter 3 - Synthesising Fsms

Chapter 4 - Synchronous Fsm Designs

Chapter 5 - One Hot Designs

Chapter 6 - Introduction To Verilog-Hdl

Chapter 7 - Elements Of Verilog-Hdl

Chapter 8 - Describing Combinational And Sequential Logic Using Verilog=Hdl

Chapter 9 - Asynchronous Fsm Design

Chapter 10 - Petri-Nets

Appendix Index

Appendix A1 - Logic Gates And Boolean Algebra In The Book

Appendix A2 - Counting & Shifting Circuit Techniques

Appendix A3 - Tutorial On The Use Of Verilog Hdl To Simulate An Fsm Design

Appendix A4 - Implementing State Machines Using Verilog Behavioural Mode

For more information visit http://www.researchandmarkets.com/reports/c83105.



 

All material on this site copyright © 2003-2008 techfocus media, inc. All rights reserved.
Embedded Technology Journal
Privacy Statement