HOME :: JOB
LISTINGS :: WEBCASTS :: ARCHIVES :: MEDIA
KIT :: SUBSCRIBE :: FORUMS |
|
|
| Source: Lattice Semiconductor Corporation Lattice Expands Wireless Solutions With 3GPP-LTE CTC Decoder IP Core-- TurboConcept Optimizes its 3GPP-LTE Turbo Decoder IP Core for LatticeSC/M and LatticeECP2/M FPGA Devices -- HILLSBORO, OR -- JUNE 9, 2008 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the availability of a 3GPP-Long-Term Evolution (LTE) Convolutional Turbo Code (CTC) Decoder intellectual property (IP) core from TurboConcept, a member of the ispLeverCORE(tm) Connection IP partners program. Through the program, Lattice and TurboConcept will provide complete system solutions for their mutual wireless customers who are integrating system-level IP with the most advanced FPGA silicon architectures. The ispLeverCORE Connection program allows customers to access and integrate approved third-party IP products easily into Lattice programmable devices. The IP core is available now, targeted for the LatticeSC(tm) and LatticeSCM(tm) (collectively, "LatticeSC/M") as well as the LatticeECP2(tm) and LatticeECP2M(tm) (collectively, "LatticeECP2/M") devices. "The broadband wireless access market continues to gain momentum. FPGAs are a great match for this growing market because they allow quick turnaround of software changes, as well as the ability to upgrade easily as standards evolve. For FPGAs to be successful in this market, they must perform CTC decoding," said Stan Kopec, Lattice corporate vice president of marketing. "Lattice is pleased to expand its presence in broadband wireless access with our IP partner, TurboConcept. TurboConcept's expertise in providing Turbo Code IP, coupled with our innovative FPGA solutions, will provide our customers with a powerful solution to address their design needs." IP Cores from TurboConcept Availability About TurboConcept About Lattice Semiconductor Lattice Semiconductor Corporation provides the industry's broadest range of Programmable Logic Devices (PLD), including Field Programmable Gate Arrays (FPGA), Complex Programmable Logic Devices (CPLD), Mixed-Signal Power Management and Clock Generation Devices, and industry-leading SERDES products. Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward-looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our third party software suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company's Securities and Exchange Commission filings. Actual results may differ materially from forward-looking statements.
|
|
|
|
|
All
material on this site copyright © 2003-2008 techfocus media, inc.
All rights reserved. Embedded Technology Journal Privacy Statement |